

1

ABSTRACT

1 A dynamic test generation method and apparatus enabling verification of the parallel
2 instruction execution capabilities of VLIW processor systems is described. The test generator
3 includes a user preference queue, a rules table, plurality of resource-related data structures, an
4 instruction packer, and an instruction generator and simulator. The present invention generates a
5 test by selecting instructions for parallel execution based upon resource availability as indicated
6 by the resource-related data structures and the processor's instruction grouping rules, simulating
7 the parallel execution of the instructions on a golden model, updating the resource-related data
8 structures, and evaluating the updated architectural state of the golden model.

62061.0105 "111000